Neural Architecture Search for Intel Movidius VPU

Qian Xu, Victor Li, Crews Darren S
5/5/2023
cs.NEcs.ARcs.LG

No confident code implementation found for this paper.

Abstract

Hardware-aware Neural Architecture Search (NAS) technologies have been proposed to automate and speed up model design to meet both quality and inference efficiency requirements on a given hardware. Prior arts have shown the capability of NAS on hardware specific network design. In this whitepaper, we further extend the use of NAS to Intel Movidius VPU (Vision Processor Units). To determine the hardware-cost to be incorporated into the NAS process, we introduced two methods: pre-collected hardware-cost on device and device-specific hardware-cost model VPUNN. With the help of NAS, for classification task on VPU, we can achieve 1.3x fps acceleration over Mobilenet-v2-1.4 and 2.2x acceleration over Resnet50 with the same accuracy score. For super resolution task on VPU, we can achieve 1.08x PSNR and 6x higher fps compared with EDSR3.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{xu2023neural,
  title  = {Neural Architecture Search for Intel Movidius VPU},
  author = {Qian Xu and Victor Li and Crews Darren S},
  year   = {2023},
  eprint = {2305.03739},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2305.03739v1}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2305.03739.svg)](https://codeofpaper.com/paper/2305.03739)

Discussion