Exploration of TPUs for AI Applications

Diego Sanmartín Carrión, Vera Prohaska
9/16/2023
cs.ARcs.AI

No confident code implementation found for this paper.

Abstract

Tensor Processing Units (TPUs) are specialized hardware accelerators for deep learning developed by Google. This paper aims to explore TPUs in cloud and edge computing focusing on its applications in AI. We provide an overview of TPUs, their general architecture, specifically their design in relation to neural networks, compilation techniques and supporting frameworks. Furthermore, we provide a comparative analysis of Cloud and Edge TPU performance against other counterpart chip architectures. Our results show that TPUs can provide significant performance improvements in both cloud and edge computing. Additionally, this paper underscores the imperative need for further research in optimization techniques for efficient deployment of AI architectures on the Edge TPU and benchmarking standards for a more robust comparative analysis in edge computing scenarios. The primary motivation behind this push for research is that efficient AI acceleration, facilitated by TPUs, can lead to substantial savings in terms of time, money, and environmental resources.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

FPGA-based Acceleration for Convolutional Neural Networks: A Comprehensive Review

91% match2025

Hardware-aware Neural Architecture Search of Early Exiting Networks on Edge Accelerators

89% match2025

Edge Intelligence with Spiking Neural Networks

89% match2025

A Survey on Design Methodologies for Accelerating Deep Learning on Heterogeneous Architectures

88% match2023

Embedded FPGA Acceleration of Brain-Like Neural Networks: Online Learning to Scalable Inference

87% match2025

Spiker+: a framework for the generation of efficient Spiking Neural Networks FPGA accelerators for inference at the edge

87% match2024

Cite this paper

@article{carrin2023exploration,
  title  = {Exploration of TPUs for AI Applications},
  author = {Diego Sanmartín Carrión and Vera Prohaska},
  year   = {2023},
  eprint = {2309.08918},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2309.08918v2}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2309.08918.svg)](https://codeofpaper.com/paper/2309.08918)

Discussion