Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications

Jonas Ney, Patrick Matalla, Vincent Lauinger, Laurent Schmalen, Sebastian Randel +1 more
2/23/2024
eess.SPcs.LG

No confident code implementation found for this paper.

Abstract

In this work, we present a high-throughput field programmable gate array (FPGA) demonstrator of an artificial neural network (ANN)-based equalizer. The equalization is performed and illustrated in real-time for a 30 GBd, two-level pulse amplitude modulation (PAM2) optical communication system.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{ney2024realtime,
  title  = {Real-Time FPGA Demonstrator of ANN-Based Equalization for Optical Communications},
  author = {Jonas Ney and Patrick Matalla and Vincent Lauinger and Laurent Schmalen and Sebastian Randel and Norbert Wehn},
  year   = {2024},
  eprint = {2402.15288},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2402.15288v1}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2402.15288.svg)](https://codeofpaper.com/paper/2402.15288)

Discussion