Cross-Process Defect Attribution using Potential Loss Analysis

Tsuyoshi Idé, Kohei Miyaguchi
7/27/2025
eess.SYcs.LG

No confident code implementation found for this paper.

Abstract

Cross-process root-cause analysis of wafer defects is among the most critical yet challenging tasks in semiconductor manufacturing due to the heterogeneity and combinatorial nature of processes along the processing route. This paper presents a new framework for wafer defect root cause analysis, called Potential Loss Analysis (PLA), as a significant enhancement of the previously proposed partial trajectory regression approach. The PLA framework attributes observed high wafer defect densities to upstream processes by comparing the best possible outcomes generated by partial processing trajectories. We show that the task of identifying the best possible outcome can be reduced to solving a Bellman equation. Remarkably, the proposed framework can simultaneously solve the prediction problem for defect density as well as the attribution problem for defect scores. We demonstrate the effectiveness of the proposed framework using real wafer history data.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{id2025crossprocess,
  title  = {Cross-Process Defect Attribution using Potential Loss Analysis},
  author = {Tsuyoshi Idé and Kohei Miyaguchi},
  year   = {2025},
  eprint = {2508.00895},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2508.00895v1}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2508.00895.svg)](https://codeofpaper.com/paper/2508.00895)

Discussion