Recurrent Deep Differentiable Logic Gate Networks

Simon Bührer, Andreas Plesner, Till Aczel, Roger Wattenhofer
8/8/2025
cs.LG

No confident code implementation found for this paper.

Abstract

While differentiable logic gates have shown promise in feedforward networks, their application to sequential modeling remains unexplored. This paper presents the first implementation of Recurrent Deep Differentiable Logic Gate Networks (RDDLGN), combining Boolean operations with recurrent architectures for sequence-to-sequence learning. Evaluated on WMT'14 English-German translation, RDDLGN achieves 5.00 BLEU and 30.9\% accuracy during training, approaching GRU performance (5.41 BLEU) and graceful degradation (4.39 BLEU) during inference. This work establishes recurrent logic-based neural computation as viable, opening research directions for FPGA acceleration in sequential modeling and other recursive network architectures.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{bhrer2025recurrent,
  title  = {Recurrent Deep Differentiable Logic Gate Networks},
  author = {Simon Bührer and Andreas Plesner and Till Aczel and Roger Wattenhofer},
  year   = {2025},
  eprint = {2508.06097},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2508.06097v1}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2508.06097.svg)](https://codeofpaper.com/paper/2508.06097)

Discussion