Circuit realization and hardware linearization of monotone operator equilibrium networks

Thomas Chaffey
9/17/2025
eess.SYcs.LGcs.NE

No confident code implementation found for this paper.

Abstract

It is shown that the port behavior of a resistor-diode network corresponds to the solution of a ReLU monotone operator equilibrium network (a neural network in the limit of infinite depth), giving a parsimonious construction of a neural network in analog hardware. We furthermore show that the gradient of such a circuit can be computed directly in hardware, using a procedure we call hardware linearization. This allows the network to be trained in hardware, which we demonstrate with a device-level circuit simulation. We extend the results to cascades of resistor-diode networks, which can be used to implement feedforward and other asymmetric networks. We finally show that different nonlinear elements give rise to different activation functions, and introduce the novel diode ReLU which is induced by a non-ideal diode model.

View on arXivView PDF

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. Any repos shown below are weak matches — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{chaffey2025circuit,
  title  = {Circuit realization and hardware linearization of monotone operator equilibrium networks},
  author = {Thomas Chaffey},
  year   = {2025},
  eprint = {2509.13793},
  archivePrefix = {arXiv},
  url    = {http://arxiv.org/abs/2509.13793v1}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/2509.13793.svg)](https://codeofpaper.com/paper/2509.13793)

Discussion