Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework

Zhihai Wang, Jie Wang, Qingyue Yang, Yinqi Bai, Xing Li +6 more
2/3/2026

No confident code implementation found for this paper. 5 possible matches can be shown below.

Abstract

Logic Synthesis (LS) aims to generate an optimized logic circuit satisfying a given functionality, which generally consists of circuit translation and optimization. It is a challenging and fundamental combinatorial optimization problem in integrated circuit design. Traditional LS approaches rely on manually designed heuristics to tackle the LS task, while machine learning recently offers a promising approach towards next-generation logic synthesis by neural circuit generation and optimization . In this paper, we first revisit the application of differentiable neural architecture search (DNAS) methods to circuit generation and found from extensive experiments that existing DNAS methods struggle to exactly generate circuits, scale poorly to large circuits, and exhibit high sensitivity to hyper-parameters. Then we provide three major insights for these challenges from extensive empirical analysis: 1) DNAS tends to overfit to too many skip-connections, consequently wasting a significant portion of the network’s expressive capabilities; 2) DNAS suffers from the structure bias between the network architecture and the circuit inherent structure, leading to inefficient search; 3) the learning difficulty of different input-output examples varies significantly, leading to severely imbalanced learning. To address these challenges in a systematic way, we propose a novel regularized triangle-shaped circuit network generation framework, which leverages our key insights for completely accurate and scalable circuit generation. Furthermore, we propose an evolutionary algorithm assisted by reinforcement learning agent restarting technique for efficient and effective neural circuit optimization . Extensive experiments on four different circuit benchmarks demonstrate that our method can precisely generate circuits with up to 1200 nodes. Moreover, our synthesized circuits significantly outperform the state-of-the-art results from several competitive winners in IWLS 2022 and 2023 competitions.

DOISemantic Scholar

Code Implementations

No confident code match yet

We couldn't find an author-owned or strongly-evidenced community implementation for this paper. 5 weaker matches are hidden by default — verify before relying on them.

No code implementations found yet.

Know of an implementation? Let us know in the comments below!

Similar Papers

Cite this paper

@article{wang2026towards,
  title  = {Towards Next-Generation Logic Synthesis: A Scalable Neural Circuit Generation Framework},
  author = {Zhihai Wang and Jie Wang and Qingyue Yang and Yinqi Bai and Xing Li and Lei Chen and Jianye Hao and Mingxuan Yuan and Bin Li and Yongdong Zhang and Feng Wu},
  year   = {2026},
  doi    = {10.52202/079017-3147},
  url    = {https://doi.org/10.52202/079017-3147},
  journal = {NEURIPS 2024 2024}
}

Add a badge to your README

Shows whether official code is linked for this paper.

Code of Paper badge
[![Code of Paper](https://codeofpaper.com/badge/54f78ec43ae05b3d40001736bbf3b00fb3ce4478.svg)](https://codeofpaper.com/paper/54f78ec43ae05b3d40001736bbf3b00fb3ce4478)

Discussion